

256K x 16 Bit CMOS Video RAM**FEATURES**

- Dual port Architecture
256K x 16 bits RAM port
512 x 16 bits SAM port
- Performance range :

Speed		-6	-7	-8
Parameter				
RAM access time (t _{RAC})		60ns	70ns	80ns
RAM access time (t _{CAC})		15ns	20ns	20ns
RAM cycle time (t _{RC})		110ns	130ns	150ns
RAM page cycle (t _{HPC})		24ns	28ns	33ns
SAM access time (t _{SAC})		15ns	17ns	20ns
SAM cycle time (t _{SCC})		18ns	20ns	25ns
RAM active current	KM4216C256	120m	110m	100m
SAM active current	KM4216C256	50mA	45mA	40mA

- Fast Page Mode with Extended data out
- RAM Read, Write, Read-Modify-Write
- Serial Read (SR)
- Read / Real time read transfer (RT, RRT)
- Split Read Transfer with Stop Operation (SRT)
- Byte / Word Write Operation
- 8 Column Block Write (BW) and Write-per-Bit with Masking Operation (New and Old Mask)
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$, $\overline{\text{RAS}}$ -only and Hidden Refresh
- Common Data I/O Using three state RAM Output Control
- All Inputs and Outputs TTL Compatible
- Refresh : 512 Cycle/8ms
- Single +5V $\pm$ 10% Supply Voltage
- Plastic 64-Pin 525mil SSOP (0.8mm pin pitch)

GENERAL DESCRIPTION

The Samsung KM4216C256 is a CMOS 256K x 16 bit Dual Port DRAM. It consists of a 256K x 16 dynamic random access memory (RAM) port and 512 x 16 static serial access memory (SAM) port. The RAM and SAM port operate asynchronously except during data transfer between the ports.

The RAM array consists of 512 bit rows of 8192 bits.

It operates like a conventional 256K x 16 CMOS DRAM.

The RAM port has a write per bit mask capability.

Data may be written with New and Old Mask. The RAM port has a Fast Page mode access with Extended Data out, Byte/Word write operation and Block Write capabilities.

The SAM port consists of sixteen 512 bit high speed shift registers that are connected to the RAM array through a 8192 bit data transfer gate. The SAM port has serial read capability.

Data may be internally transferred from the RAM to SAM port using read, and programmable (Stop Register) Split Transfers. Refresh is accomplished by familiar DRAM refresh modes. The KM4216C256 supports $\overline{\text{RAS}}$ -only, Hidden, and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh for the RAM port. The SAM port does not require refresh.

All inputs and I/O's are TTL level compatible. All address lines and data inputs are latched on chip to simplify system design. The outputs are unlatched to allow greater system flexibility.


PIN CONFIGURATION (TOP VIEWS)**64-Pin 525 mil SSOP**

V _{CC}	1	i ⁰	64	SC
$\overline{\text{DT/OE}}$	2		63	SE
V _{SS}	3		62	V _{SS}
SQ ₀	4		61	SQ ₁₅
W ₀ /DQ ₀	5		60	W ₁₅ /DQ ₁₅
SQ ₁	6		59	SQ ₁₄
W ₁ /DQ ₁	7		58	W ₁₄ /DQ ₁₄
V _{CC}	8		57	V _{CC}
SQ ₂	9		56	SQ ₁₃
W ₂ /DQ ₂	10		55	W ₁₃ /DQ ₁₃
SQ ₃	11		54	SQ ₁₂
W ₃ /DQ ₃	12		53	W ₁₂ /DQ ₁₂
V _{SS}	13		52	V _{SS}
SQ ₄	14		51	SQ ₁₁
W ₄ /DQ ₄	15		50	W ₁₁ /DQ ₁₁
SQ ₅	16		49	SQ ₁₀
W ₅ /DQ ₅	17		48	W ₁₀ /DQ ₁₀
V _{CC}	18		47	V _{CC}
SQ ₆	19		46	SQ ₉
W ₆ /DQ ₆	20		45	W ₉ /DQ ₉
SQ ₇	21		44	SQ ₈
W ₇ /DQ ₇	22		43	W ₈ /DQ ₈
V _{SS}	23		42	V _{SS}
$\overline{\text{WBL/WEL}}$	24		41	DSF
$\overline{\text{WBU/WEU}}$	25		40	N.C
RAS	26		39	CAS
A ₈	27		38	QSF
A ₇	28		37	A ₀
A ₆	29		36	A ₁
A ₅	30		35	A ₂
A ₄	31		34	A ₃
V _{CC}	32	i ⁰	33	V _{SS}

PIN DESCRIPTION

SYMBOL	TYPE	DESCRIPTION
$\overline{\text{RAS}}$	IN	Row address strobe. $\overline{\text{RAS}}$ is used to clock in the 9 row bits for another input signal. The RAM port is placed in standby mode when the $\overline{\text{RAS}}$ control is held "high"
$\overline{\text{CAS}}$	IN	Column address strobe. $\overline{\text{CAS}}$ is used to clock in the 9 column address bits as a strobe for the DSF inputs.
Address	IN	Address inputs for the DRAM operation, these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select one 16-bit word out of the 262,144 available. 9 row address bits are latched on the falling edge of the row address strobe ($\overline{\text{RAS}}$) and the following 9 column address bits are latched on the falling edge of the column address strobe ($\overline{\text{CAS}}$).
$\overline{\text{WBL}}/\overline{\text{WEL}}$ $\overline{\text{WBU}}/\overline{\text{WEU}}$ (Lower, Upper)	IN	The $\overline{\text{WBX}}/\overline{\text{WEX}}$ input is a multi-function pin. When $\overline{\text{WBX}}/\overline{\text{WEX}}$ is "High" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, it is used to write data into the memory array in the same as a standard DRAM. When $\overline{\text{WBX}}/\overline{\text{WEX}}$ is "Low" at the falling edge of $\overline{\text{RAS}}$, during RAM port operation, the W-P-B function is enabled.
$\overline{\text{DT}}/\overline{\text{OE}}$	IN	The $\overline{\text{DT}}/\overline{\text{OE}}$ input is also a multi-function pin. Enables an internal Transfer operation at the falling edge of $\overline{\text{RAS}}$ when Transfer enable.
DSF	IN	DSF is used to indicate which special functions (BW, FW, Split Transfer, etc.) are used for a particular access cycle.
Wi/DQi	IN/OUT	Data I/O for DRAM access. These pins act as inputs for Mask and register load cycles, DQ Mask and Column Mask for BW.
SC	IN	Clock input to the serial address counter and data latch for the SAM register.
SQi	OUT	Serial output pin for serial read.(Serial write is not supported)
QSF	OUT	QSF indicates which half of the SAM is being accessed. Low if address is 0~255, High if address is 256~511.
$\overline{\text{SE}}$	IN	In a serial read cycle, $\overline{\text{SE}}$ is used as an output control. When $\overline{\text{SE}}$ is "High", serial access is disabled, however, the serial address pointer is still incremented while SC is clocked.
Vcc	SUPPLY	Power supply
Vss	SUPPLY	Ground

FUNCTIONAL BLOCK DIAGRAM



FUNCTION TRUTH TABLE

Mnemonic Code	RAS				CAS	Address		DQi Input		Register		Function
	CAS	DT/OE	WE	DSF		RAS	CAS	RAS	CAS/WE	Mask	Color	
CBRS (Note 1,3)	0	X	0	1	-	Stop (Note4)	-	X	-	-	-	CBR Refresh/Stop (No reset)
CBRN (Note 1)	0	X	1	1	-	X	-	X	-	-	-	CBR Refresh (No reset)
CBRR (Note 1)	0	X	X	0	-	X	-	X	-	-	-	CBR Refresh (Option reset)
ROR	1	1	X	0	-	Row	-	X	-	-	-	RAS - only Refresh
RT	1	0	1	0	X	Row	Tap	X	X	-	-	Read Transfer
SRT	1	0	1	1	X	Row	Tap	X	X	-	-	Split Read Transfer
RWM	1	1	0	0	0	Row	Col.	WMi	Data	Use	-	Masked Write (New / Old Mask)
BWM	1	1	0	0	1	Row	Col.	WMi	Column Mask	Use	Use	Masked Block Write (New / Old Mask)
RW	1	1	1	0	0 (Note6)	Row	Col.	X	Data	-	-	Read or Write
BW	1	1	1	0	1	Row	Col.	X	Column Mask	-	Use	Block Write
LMR (Note 2)	1	1	1	1	0	Row (Note7)	X	X	WMi	Load (Note5)	-	Load(Old) Mask Register set Cycle
LCR	1	1	1	1	1	Row (Note7)	X	X	Color	-	Load	Load Color Register set Cycle

X : Don't Care, - : Not Applicable, Tap : SAM Start (Column) Address, WMi : Write Mask Data (i=0 ~15)

RAS only refresh does not reset Stop or LMR functions.

Notes :

- (1) CBRS, CBRN and CBRR all perform CAS-before-RAS refresh cycles. CBRR is used to reset all options and either CBRS or CBRN is used to continue to refresh the RAM without clearing any of the options.
- (2) After LMR cycle, RWM and BWM use old mask. (Use CBRR reset to new mask, use CBRS or CBRN to perform CAS-before-RAS refresh while using Old mask)
- (3) After CBRS cycle, SRT use Stop Register as a boundary address.
- (4) Stop defines the column on which shift out moves to the other half of the SAM.
- (5) After LMR, Mask Register is only changed by the another LMR or CBRR cycle.
- (6) In the case of read cycle, DSF is don't care
- (7) The Row that is addressed will be refreshed, but a Row address is not required.

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
		KM4216C256	
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to + 7.0	V
Voltage on Supply Relative to Vss	V _{CC}	-1 to + 7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	1	W
Short circuit output current	I _{OS}	50	mA

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage Reference to Vss, T_A = 0 to 70 °C)

Item	Symbol	KM4216C256			Unit
		Min	Typ	Max	
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{CC} +1V	V
Input Low Voltage	V _{IL}	- 1.0	-	0.8	V

INPUT/OUTPUT CURRENT (Recommended operating conditions unless otherwise noted.)

Item	Symbol	Min	Max	Unit
Input Leakage Current { Any Input $0 \leq V_{IN} \leq V_{CC} + 0.5V$ all other pins not under test = 0 volts. }	I _{IL}	-10	10	uA
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$)	I _{OL}	-10	10	uA
Output High Voltage Level (RAM I _{OH} =-2mA, SAM I _{OH} =-2mA)	V _{OH}	2.4	-	V
Output Low Voltage Level (RAM I _{OL} = 2mA, SAM I _{OL} = 2mA)	V _{OL}	-	0.4	V

CAPACITANCE (V_{CC} = 5V, f=1MHz, T_A=25 °C)

Item	Symbol	Min	Max	Unit
Input Capacitance (A ₀ ~ A ₈)	C _{IN1}	2	6	pF
Input Capacitance ($\overline{RAS}$, $\overline{CAS}$, $\overline{WB/WE}$, $\overline{DT/OE}$, $\overline{SE}$, SC, DSF)	C _{IN2}	2	7	pF
Input/Output Capacitance (W ₀ /DQ ₀ ~ W ₁₅ /DQ ₁₅)	C _{DQ}	2	7	pF
Output Capacitance (SQ ₀ ~SQ ₁₅ , QSF)	C _{SQ}	2	7	pF

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter (RAM Port)	SAM port	Symbol	KM4216C256			Unit
			-6	-7	-8	
Operating Current*1 ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ $t_{\text{RC}}=\text{min}$)	Standby *2	I _{CC1}	120	110	100	mA
	Active	I _{CC1 A}	160	145	130	mA
Standby Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{DT}}/\overline{\text{OE}}$, $\overline{\text{WB}}/\overline{\text{WE}}$ = V_{IH} , $\text{DSF}=V_{\text{IL}}$)	Standby *2	I _{CC2}	10	10	10	mA
	Active	I _{CC2 A}	50	45	40	mA
$\overline{\text{RAS}}$ Only Refresh Current *1 ($\overline{\text{CAS}}$ = V_{IH} , $\overline{\text{RAS}}$ Cycling @ $t_{\text{RC}}=\text{min}$)	Standby *2	I _{CC3}	120	110	100	mA
	Active	I _{CC3 A}	160	145	130	mA
Extended Fast Page Mode Current *1 ($\overline{\text{RAS}}$ = V_{IL} , $\overline{\text{CAS}}$ Cycling @ $t_{\text{PC}}=\text{min}$)	Standby *2	I _{CC4}	120	110	100	mA
	Active	I _{CC4 A}	160	145	130	mA
$\overline{\text{CAS}}$ - Before- $\overline{\text{RAS}}$ Refresh Current *1 ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ $t_{\text{RC}}=\text{min}$)	Standby *2	I _{CC5}	120	110	100	mA
	Active	I _{CC5 A}	160	145	130	mA
Data Transfer Current *1 ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ $t_{\text{RC}}=\text{min}$)	Standby *2	I _{CC6}	140	130	120	mA
	Active	I _{CC6 A}	180	165	150	mA
Block Write Cycle Current *1 ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ $t_{\text{RC}}=\text{min}$)	Standby *2	I _{CC7}	120	110	100	mA
	Active	I _{CC7 A}	160	145	130	mA
Color Register Load Current *1 ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ $t_{\text{RC}}=\text{min}$)	Standby *2	I _{CC8}	110	90	80	mA
	Active	I _{CC8 A}	140	125	110	mA

Note *1. Real values dependent on output loading and cycle rates. Specified values are obtained with the output open.

I_{CC} is specified as average current.In I_{CC1}, I_{CC3}, I_{CC6}, I_{CC7}, I_{CC8}, address transition should be changed only once while $\overline{\text{RAS}}$ = V_{IL} In I_{CC4}, Address transition should be changed only once while $\overline{\text{CAS}}$ = V_{IH} *2. SAM standby condition : $\overline{\text{SE}} \geq V_{\text{IH}}$, $\text{SC} \leq V_{\text{IL}}$ or $\geq V_{\text{IH}}$

AC CHARACTERISTICS (0 °C ≤ TA ≤ 70 °C, KM4216C256 : Vcc=5.0V ± 10%)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	104		124		144		ns	
Read-modify-write cycle time	t _{RWC}	140		170		190		ns	
Hyper page mode cycle time	t _{HPC}	25		30		35		ns	15
		30		35		40		ns	16
Hyper page read-modify-write cycle time	t _{HPRWC}	70		74		79		ns	15
		76		81		91		ns	16
Access time from $\overline{\text{RAS}}$	t _{RAC}		60		70		80	ns	3,5,11
Access time from $\overline{\text{CAS}}$	t _{CAC}		15		20		20	ns	3,5,6
Access time from column address	t _{AA}		30		35		40	ns	3,11
Access time from $\overline{\text{CAS}}$ Precharge	t _{CPA}		35		40		45	ns	3
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	3		3		3		ns	3
Output buffer turn-off delay	t _{OFF}	3	15	3	15	3	15	ns	7
Transition time (rise and fall)	t _T	2	50	2	50	2	50	ns	2
$\overline{\text{RAS}}$ precharge time	t _{RP}	40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ pulse width (Hyper page cycle)	t _{RASP}	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	15		20		20		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	45		55		65		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	10	10K	10	10K	12	10K	ns	15
		15		15		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	15	45	15	50	15	60	ns	5
$\overline{\text{RAS}}$ to column addr. delay time	t _{RAD}	12	30	12	35	12	40	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time (CBR Counter test cycle)	t _{CPT}	20		25		30		ns	
$\overline{\text{CAS}}$ precharge time (Hyper page cycle)	t _{CP}	10		10		10		ns	
Output hold time from $\overline{\text{CAS}}$	t _{DOH}	3		3		3		ns	
Row addr. set-up time	t _{ASR}	0		0		0		ns	
Row addr. hold time	t _{RAH}	10		10		10		ns	
Column addr. set-up time	t _{ASC}	0		0		0		ns	
Column addr. hold time	t _{CAH}	10		12		15		ns	
Column addr. to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		40		ns	
Read command set-up time	t _{RCS}	0		0		0		ns	
Read command hold referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		0		ns	9
Read command hold referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		0		ns	9
Output buffer turn off delay from $\overline{\text{WB/WE}}$	t _{WEZ}	3	15	3	15	3	15	ns	7
Write command pulse width	t _{WPZ}	10		10		10		ns	7
Write command hold time	t _{WCH}	10		10		15		ns	
Write command pulse width	t _{WP}	10		10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	15		15		20		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command to $\overline{\text{CAS}}$ lead time	tCWL	15		15		20		ns	
Data set-up time	tDS	0		0		0		ns	10
Data hold time	tDH	10		12		15		ns	10
Write command set-up time	tWCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	tCWD	35		40		40		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	tRWD	80		90		100		ns	8
Column addr. to $\overline{\text{WE}}$ delay time	tAWD	50		55		60		ns	8
$\overline{\text{CAS}}$ set-up time (CBR refresh)	tCSR	5		5		5		ns	
$\overline{\text{CAS}}$ hold time (CBR refresh)	tCHR	10		10		10		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	tRPC	5		5		5		ns	
Access time from output enable	tOEA		15		20		20	ns	
Output enable to data input delay	tOED	15		15		15		ns	
Output buffer turn-off delay from $\overline{\text{OE}}$	tOEZ	3	15	3	15	3	15	ns	7
Output enable command hold time	tOEH	15		15		15		ns	
Data to $\overline{\text{CAS}}$ delay	tDZC	0		0		0		ns	
Data to output enable delay	tDZO	0		0		0		ns	
Refresh period (512 cycle)	tREF		8		8		8	ms	
$\overline{\text{WB}}$ set-up time	tWSR	0		0		0		ns	
$\overline{\text{WB}}$ hold time	tRWH	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{RAS}}$	tFSR	0		0		0		ns	
DSF hold time referenced to $\overline{\text{RAS}}$	tRFH	10		10		15		ns	
DSF set-up time referenced to $\overline{\text{CAS}}$	tFSC	0		0		0		ns	
DSF hold time referenced to $\overline{\text{CAS}}$	tCFH	10		15		15		ns	
Write per bit mask data set-up time	tMS	0		0		0		ns	
Write per bit mask data hold time	tMH	10		10		15		ns	
$\overline{\text{DT}}$ high set-up time	tTHS	0		0		0		ns	
$\overline{\text{DT}}$ high hold time	tTHH	10		10		15		ns	
$\overline{\text{DT}}$ low set-up time	tTLS	0		0		0		ns	
$\overline{\text{DT}}$ low hold time	tTLH	10		10		15		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{RAS}}$ (RRT)	tRTH	50		60		65		ns	
$\overline{\text{DT}}$ low hold referenced to $\overline{\text{CAS}}$ (RRT)	tCTH	15		20		25		ns	
$\overline{\text{DT}}$ low hold refer. to column address (RRT)	tATH	20		25		30		ns	
$\overline{\text{DT}}$ precharge time	tTP	20		20		20		ns	
$\overline{\text{RAS}}$ to first SC delay (Read Transfer)	tRSD	60		70		80		ns	
$\overline{\text{CAS}}$ to first SC delay (Read Transfer)	tCSD	25		30		35		ns	
Col. Addr. to first SC delay (Read Transfer)	tASD	30		35		40		ns	
Last SC to $\overline{\text{DT}}$ lead time	tTSL	5		5		5		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{DT}$ to first SC delay time (Read Transfer)	tTSD	10		10		15		ns	
Last SC to $\overline{RAS}$ set-up time	tSRS	20		20		20		ns	
SC cycle time	tSCC	18		20		25		ns	14
SC pulse width (SC high time)	tSC	5		7		7		ns	
SC precharge (SC low time)	tSCP	5		7		7		ns	
Access time from SC	tSCA		15		17		20	ns	4
Serial output hold time from SC	tSOH	3		5		5		ns	
Access time from $\overline{SE}$	tSEA		15		17		20	ns	4
$\overline{SE}$ pulse width	tSE	20		20		25		ns	
$\overline{SE}$ precharge time	tSEP	20		20		25		ns	
Serial output turn-off from $\overline{SE}$	tSEZ	0	15	0	15	0	15	ns	7
Split transfer set-up time	tSTS	20		25		25		ns	
Split transfer hold time	tSTH	20		25		25		ns	
SC-QSF delay time	tSQD		20		25		25	ns	
$\overline{DT}$ -QSF delay time	tTQD		20		25		25	ns	
$\overline{RAS}$ -QSF delay time	tRQD		70		75		80	ns	
$\overline{CAS}$ -QSF delay time	tCQD		35		35		40	ns	
$\overline{DT}$ to $\overline{RAS}$ precharge time	tTRP	40		50		60		ns	
$\overline{DT}$ high pulse width	tOEP	5		5		5		ns	
$\overline{DT}$ high hold time from $\overline{CAS}$ high	tOEHC	5		5		5		ns	
$\overline{OE}$ to high set-up time	tOCH	5		5		5		ns	


NOTES

- 1. An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$, 8 SC cycles before proper device operation is achieved. ($\overline{\text{DT}}/\overline{\text{OE}} = \text{High}$) If the internal refresh counter is used a minimum of 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles are required instead of 8 $\overline{\text{RAS}}$ cycles.
- 2. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max), and are assumed to be 2ns for all input signals.
Input signal transition from 0V to 3V for AC timing.
- 3. RAM port outputs are measured with a load equivalent to 1 TTL load and 50pF.
DOUT comparator level : $V_{OH}/V_{OL} = 2.0V / 0.8V$.
- 4. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
DOUT comparator level : $V_{OH}/V_{OL} = 2.0V / 0.8V$.
- 5. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. The t_{RCD} (max) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 6. Assumes that $t_{RCD} \geq t_{RCD}$ (max).
- 7. This parameters define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .
- 8. t_{WCS} , t_{RWD} , t_{CWD} , t_{CPWD} and t_{AWD} are nonrestrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}$ (min), $t_{RWD} \geq t_{RWD}$ (min), $t_{CPWD} \geq t_{CPWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{WE}}$ leading edge in read-write cycles.

- 11. Operation within the t_{RAD} (max) limit insured that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled by t_{AA} .
- 12. Power must be applied to the $\overline{\text{RAS}}$ and $\overline{\text{DT}}/\overline{\text{OE}}$ input signal to pull them high before or at the same time as the V_{CC} supply is turned on.
After power-up, initial status of chip is described below.

Pin or Register	Status
QSF	Hi-Z
Color Register	Don't Care
Write Mask Register	Don't Care
Tap Pointer	Invalid
Stop Register	Default Case
Wi/DQi	Hi-Z
SAM Port	Hi-Z
SQi	Hi-Z

- 13. Recommended operating input condition :



- Input pulse levels are from 0.0V to 3.0Volts.
All timing measurements are referenced from V_{IL} (max) and V_{IH} (min) with transition time = 2ns
- 14. Assume $t_r = 3ns$.
 - 15. $t_{ASC} \geq t_{CP}$ (min), at Normal Cycle, Assum $t_r=2.0ns$
 - 16. $t_{ASC} < t_{CP}$ (min), Normal cycle or any condition at Block write cycle, Assume $t_r=2ns$

DEVICE OPERATIONS

The KM4216C256 contains 4,194,304 memory locations. Eighteen address bits are required to address a particular 16 bit word in the memory array. Since the KM4216C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid row and column address inputs.

Operation of the KM4216C256 begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 9 address input pins are changed from a row address to a column address, and are strobed by $\overline{\text{CAS}}$.

This is the beginning of any KM4216C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationship. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ pre-charge time (t_{RP}) requirement.

$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $t_{\text{RAS}}(\text{min})$ and $t_{\text{CAS}}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4216C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirement, loss of data integrity can occur.

RAM Read

A RAM read cycle is achieved by maintaining $\overline{\text{WBX}}/\overline{\text{WEX}}$ high during a $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ cycle. The access time is normally specified with respect to the falling edge of $\overline{\text{RAS}}$. But the access time also depends on the falling edge of $\overline{\text{CAS}}$ and on the valid column address transition.

If $\overline{\text{CAS}}$ goes low before $t_{\text{RCD}}(\text{max})$ and if the column address is valid before $t_{\text{RAD}}(\text{max})$ then the access time to valid data is specified by t_{RAC} . However, If $\overline{\text{CAS}}$ goes low after $t_{\text{RCD}}(\text{max})$ or the column address becomes valid after $t_{\text{RAD}}(\text{max})$, access is specified by t_{CAC} or t_{AA} .

The KM4216C256 has common data I/O pins. The $\overline{\text{DT}}/\overline{\text{OE}}$ has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, $\overline{\text{DT}}/\overline{\text{OE}}$ must be low for the period of time defined by t_{OEA} .

Extended Data Out

In the conventional RAM Read cycle, Dout buffer is designed to make turn-off by the rising edge of $\overline{\text{CAS}}$. the KM4216C256 offers an accelerated Fast Page Mode cycle by eliminating output disable from $\overline{\text{CAS}}$ high. This is called "Extended Data Output (or Hyper Page) mode". Data outputs are disabled at $\overline{\text{WB}}/\overline{\text{WE}} = \text{Low}$, $\overline{\text{DT}}/\overline{\text{OE}} = \text{High}$ and t_{OFF} time after $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are high the t_{OFF} time is referenced from rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs later (see Figure 1). What the output buffer is disabling during $\overline{\text{DT}}/\overline{\text{OE}} = \text{high}$ is to use bank selection in the frame buffer memory using common I/O line, Read, Write and Read-modify-write cycles are available during the extended data out mode.




Figure 1. Extended Data Output Example

DEVICE OPERATIONS (Continued)

Byte Write Operation

The KM4216C256 has 2 Write control pin, $\overline{\text{WBL}}/\overline{\text{WEL}}$ and $\overline{\text{WBU}}/\overline{\text{WEU}}$, and offers asynchronous write operation with lower byte ($\text{W}_0/\text{DQ}_0 \sim \text{W}_7/\text{DQ}_7$) and upper byte ($\text{W}_8/\text{DQ}_8 \sim \text{W}_{15}/\text{DQ}_{15}$). This is called Byte Write operation. This operation can be performed in any RAM Write, Block Write, Load Mask Register, and Load Color Register.

New Masked Write Per Bit

The New Masked Write per Bit cycle is achieved by maintaining $\overline{\text{CAS}}$ high and $\overline{\text{WB}}/\overline{\text{WE}}$ and DSF low at the falling edge of $\overline{\text{RAS}}$. The mask data on the $\text{W}_0/\text{DQ}_0 \sim \text{W}_{15}/\text{DQ}_{15}$ pins are latched into the write mask register at the falling edge of $\overline{\text{RAS}}$. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM. The mask data is valid for only one cycle. Mask Data must be provided in every write cycle that a masking operation is desired.

The Early Write cycle is achieved by $\overline{\text{WBX}}/\overline{\text{WEX}}$ low before $\overline{\text{CAS}}$ falling and the Late Write cycle is achieved by $\overline{\text{WB}}/\overline{\text{WE}}$ low after $\overline{\text{CAS}}$ falling. During the Early or Late Write cycle, input data through $\text{W}_0/\text{DQ}_0 \sim \text{W}_{15}/\text{DQ}_{15}$ must keep the set-up and hold time at the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WB}}/\overline{\text{WE}}$.

If $\overline{\text{WBL}}/\overline{\text{WEL}}$ and $\overline{\text{WBU}}/\overline{\text{WEU}}$ is high at the falling edge of $\overline{\text{RAS}}$, no masking operation is performed (see Figure 2,3).

And if $\overline{\text{WBL}}/\overline{\text{WEL}}$ is high during $\overline{\text{CAS}}$ low, write operation of lower byte does not perform and if $\overline{\text{WBU}}/\overline{\text{WEU}}$ is high, also write operation of upper byte does not execute.

Load Mask Register (LMR)

The Load Mask Register operation loads the data present on the W_i/DQ_i pins into the Mask Data Register at the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WB}}/\overline{\text{WE}}$. The LMR cycle is performed if DSF high, $\overline{\text{WB}}/\overline{\text{WE}}$ high at the $\overline{\text{RAS}}$ falling edge and DSF low at the $\overline{\text{CAS}}$ falling edge. If an LMR is done, the KM4216C256 are set to Old masked write mode.

Old Masked Write Per Bit

This mode is enabled through the Load Mask Register (LMR) cycle. If an LMR is done, all Masked Write are Old masked Write Per Bit and the I/O mask data will be provided by the Mask Data Register (see Figure 4).

The mask data is applied in the same manner as in New Masked Write Per Bit mode. Mask Data Register's content is changed by the another LMR, To reset the device back to the New Masked Write Mode, CBRR(CBR Refresh with option reset) cycle must be performed. After power-up, the KM4216C256 initializes in the New Masked Write Mode.




Figure 2. Byte Write and New Masked Write Cycle Example1. (Early Write & Late Write)

DEVICE OPERATIONS (Continued)




Figure 3. Byte Write and New Masked Write Cycle Example2.

Fast Page Mode

The KM4216C256 has Fast Page Mode capability provides high speed read, write or read-modify-write access to all memory locations within a selected row. In this cycle, read, write, read-modify-write, and block write cycles can be mixed in any order. In one $\overline{\text{RAS}}$ cycle, 512 word memory cells of the same row address can be accessed. While $\overline{\text{RAS}}$ is held low to maintain the row address, $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Load Color Register (LCR)

A Load Color Register cycle is performed by keeping DSF high on the both the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. Color data is loaded on the falling edge of $\overline{\text{CAS}}$ (early write) or $\overline{\text{WE}}$ (late write) via the W0/DQ0 ~ W7/DQ7 (lower byte), W8/DQ8 ~ W15/DQ15 (upper byte) pins. This data is used in Block Write cycles and remains unchanged until the next Load Color Register cycle.

DEVICE OPERATIONS (Continued)




Figure 4. New Masked Write Cycle and Old Masked Write Cycle Example

DEVICE OPERATIONS (Continued)

Block Write

In a Block Write cycle 8 adjacent column locations can be written simultaneously with the same data, resulting in fast screen fills of the same color. First, the internal 16 bit Color Register must be loaded with the data to be written by performing a Load Color Register(LCR) cycle. When a Block write cycle is performed, each bit of the Color

Register is written into 8 adjacent locations of the same row of each corresponding bit plane(16). This results in a total of 128bits being written in a single Block Write cycle compared to 16-bits in a normal Write cycle. The Block Write cycle is performed if DSF is low at the falling edge of the $\overline{\text{RAS}}$ and high at the falling edge of $\overline{\text{CAS}}$.




Figure 5. Block Write Scheme

DEVICE OPERATIONS(Continued)

Address Lines : The row address is latched on the falling edge of $\overline{RAS}$. Since 8 columns are being written at a time, the minimum increment required for the column address is eight.


Therefore, when the column address is latched at the falling edge of $\overline{CAS}$, the 3 LSBs, $A_0 \sim A_2$ are ignored and only bits($A_3 \sim A_8$) are used to define the location of the first bit out of the eight to be written.

Data Lines : On the falling edge of $\overline{CAS}$, the data on the $W_0/DQ_0 \sim W_{15}/DQ_{15}$ pins provide column mask data. That is, for each of the eight bits in all 16-bit planes, writing of Color Register contents can be inhibited. For example, If $W_0/DQ_0 = 1$ and $W_1/DQ_1 = 0$, then the Color Register contents will be written into the first bit out of the 8, but the second remains unchanged.

Fig. 5 shows the correspondence of each data line to the column mask bits.

A masked Block Write cycle identical to a New/Old Masked Write-per-bit cycle except that each of the 16-bit planes being masked is operating on 8 column locations instead of one.

To perform a Masked Block Write cycle, both DSF and $\overline{WB}/\overline{WE}$ must be low at the falling edge of $\overline{RAS}$. DSF must be high at the falling edge of $\overline{CAS}$. In new mask mode, Mask data is latched into the device via the $W_0/DQ_0 \sim W_{15}/DQ_{15}$ pins at the falling edge of $\overline{RAS}$ and needs to be re-entered for every new $\overline{RAS}$ cycle. And $\overline{WB}/\overline{WE}$ must be low, DSF must be high on the falling edge of $\overline{CAS}$. In Old Mask Mode, I/O mask data will be provided by the Mask Data Register.



DEVICE OPERATIONS (Continued)

Data Output

The KM4216C256 has three state output buffer controlled by $\overline{DT}/\overline{OE}$ and $\overline{CAS}/\overline{RAS}$. If $\overline{DT}/\overline{OE}$ is high when $\overline{CAS}$ and $\overline{RAS}$ low, the output state is high impedance (High-z). In any cycle, the output goes low impedance state after tCLZ of the first $\overline{CAS}$ falling edge. Invalid data may be present at the output during the time after tCLZ and the valid data appears at the output. The timing parameter t_{RA}, t_{CAC} and t_{AA} specify when the valid data will be present at the output.

Refresh

The data in the KM4216C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the 512 rows every 8 ms. Any operation cycle performed in the RAM port refreshes the 8192 bits selected by the row addresses or an on-chip refresh address counter. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

 $\overline{RAS}$ -Only Refresh

This is the most common method for performing refresh. It is performed by strobing in a row address with $\overline{RAS}$ while $\overline{CAS}$ remains high. This cycle must be repeated for each of the 512 row address, (A₀ ~ A₈).

 $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh

The KM4216C256 has $\overline{CAS}$ -before- $\overline{RAS}$ on chip refresh capability that eliminates the need for external refresh address. If $\overline{CAS}$ is held low for the specified set up time (t_{CSR}) before $\overline{RAS}$ goes low, the on chip refresh circuitry is enabled.

An internal refresh operation occurs automatically. The refresh address is supplied by the on chip refresh address counter which is then internally incremented in preparation for the next $\overline{CAS}$ -before- $\overline{RAS}$ refresh cycle.

The KM4216C256 has 3 type $\overline{CAS}$ -before- $\overline{RAS}$ refresh operations CBRR, CBRN, CBRS

CBRR (CBR Refresh with option reset) is set if DSF low at the $\overline{RAS}$ falling edge. This mode initiates to change from old masked write to new masked write cycle, and reset stop register to default values.

CBRN ($\overline{CAS}$ refresh without reset) is set if DSF high when $\overline{WBL}/\overline{WEL}$ and $\overline{WBU}/\overline{WEU}$ is high at the falling edge of $\overline{RAS}$ and simply does only refresh operation.

CBRS (CBR refresh with stop register set) cycle is set if DSF high when $\overline{WBL}/\overline{WEL}$ or $\overline{WBU}/\overline{WEU}$ is low and this mode is to set stop register's value.

Hidden Refresh :

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the $\overline{CAS}$ active time and cycling $\overline{RAS}$. The KM4216C256 hidden refresh cycle is actually a $\overline{CAS}$ -before- $\overline{RAS}$ refresh cycle within an extended read cycle.

The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods :

It is also possible to refresh the KM4216C256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general $\overline{RAS}$ -only or $\overline{CAS}$ -before- $\overline{RAS}$ refresh is the preferred method.

DEVICE OPERATIONS (Continued)

Table.1 Truth Table for Transfer Operation

* : Don't care

$\overline{RAS}$ Falling Edge					Function	Transfer Direction	Transfer Data Bit
$\overline{CAS}$	$\overline{DT/OE}$	$\overline{WB/WE}$	DSF	$\overline{SE}$			
H	L	H	L	*	Read Transfer	RAM $\rightarrow$ SAM	512 x 16
H	L	H	H	*	Split Read Transfer	RAM $\rightarrow$ SAM	256 x 16

Transfer Operation

Transfer operation is initiated when $\overline{DT/OE}$ is low at the falling edge of $\overline{RAS}$. The state of DSF when $\overline{RAS}$ goes low is used to select between normal transfer and split transfer cycle. Each of the transfer cycle is described in the truth table for transfer operation (Table 1).

Read Transfer (RT)

The Read Transfer operation is set if $\overline{DT/OE}$ is low, $\overline{WB/WE}$ is high and DSF low at the falling edge of $\overline{RAS}$. The row address bits in the read transfer cycle indicate which sixteen 512bit DRAM row portions are transferred to the sixteen SAM data register portions. The column address bits indicate the start address of the SAM Registers when SAM data read operation is performed. If MSB of column address is low during Read transfer operation, the QSF state will be set low level and this indicates the start address of SAM register is present at lower half of SAM port. (If A8 is high, QSF will be high and means the start address is in upper half) Read Transfer may be accomplished in two ways. If the transfer is to be synchronized with the SC, $\overline{DT/OE}$ is taken high after $\overline{CAS}$ goes low. This is usually called "Real Time Read Transfer". Note that the rising edge of $\overline{DT/OE}$ must be synchronized with the rising edge of SC(t_{rSL}/t_{rSD}) to retain the continuity of serial read data output. If the transfer does not have to be synchronized with SC, $\overline{DT/OE}$ may go high before $\overline{CAS}$ goes low and the actual data transfer will be timed internally.

Split Read Transfer (SRT)

In a graphic system, if data has to be transferred from DRAM to SAM while in the middle of a display line, the only way to do this seamlessly is performed by a Real Time Read Transfer cycle. However, this cycle has many critical timing restriction (between SC, $\overline{DT/OE}$, $\overline{RAS}$ and $\overline{CAS}$) because the transfer has to occur at the first rising edge of $\overline{DT/OE}$.

The split read transfer(SRT) cycle eliminates the need for this critical transfer timing, thereby simplifying system design. This is accomplished by dividing the SAM port into 2 halves of 256 bits each. A Split Read Transfer loads only the lower or upper half. While data is being serially read from one half of the SAM Register, new RAM data can be transferred to the other half. Since transfer timing is controlled internally, there is no timing restriction between $\overline{DT/OE}$ and $\overline{RAS}$, $\overline{CAS}$, SC.

A normal Read Transfer cycle must be executed before performing a Split Read Transfer to set the state of QSF. A Split Read Transfer cycle is initiated by keeping DSF and $\overline{WB/WE}$ high and $\overline{DT/OE}$ low at the falling edge of $\overline{RAS}$.

Address : The row address is latched on the falling edge of $\overline{RAS}$. The column address defined by (A0 ~ A7) defines the starting address of the SAM port from which data will begin shifting out. Column address pin A8 is a "Don't Care."

The QSF pin indicates which SAM half is shifting out serial data (0 = Lower, 1 = Upper). A Split Read Transfer will load data into the other half. The state of the QSF output changes when the SAM address counter reaches a split SAM boundary (e.g. 255th or 511th bit).

Examples of SRT application are shown in Fig. 7 through Fig.10. The normal usage of Split Read Transfer cycle is described in Fig.7. When Read Transfer is executed, data from X1 row address is fully transferred to the SAM port and serial Read is started from 0 (Tap address).

If SRT is performed while data is being serially read from lower half SAM, data from X2 row address is transferred to upper half SAM. The Tap address of SRT is loaded after the boundary location of lower half SAM (255th SC) is accessed and the QSF state is changed into high level at the rising edge of 255th SC. Note that in this case "256+Y0" Tap address instead of "Y0" is loaded.

The another example of SRT cycle is described in Fig.8.

When Serial Read is performed after executing RT and SRT in succession, the data accessed by first SC is the starting address given by RT Tap address. Serial data access from the starting address given by SRT cycle is performed after the data of RT to lower boundary (255th SC) is completed. Fig. 9 and 10 are the example of abnormal SRT cycle.

DEVICE OPERATIONS (Continued)

If SRT1 and SRT2 are performed in succession before accessing the boundary like Fig. 9, the data transferred by SRT2 overwrites the data transferred by SRT1, so that data followed by SRT2 will remain in the upper half SAM. The Serial Read after lower boundary 255th SC is started from the starting address given by SRT2 cycle. The Fig. 10 indicates that SRT cycle is not performed until Serial Read is completed to the boundary location 511.

In this case, the internal serial counter is designed to designate "0" address after boundary 511, therefore accessed data from 0 address corresponds to the old data transferred by RT. Note that there is not allowed period of SRT cycle. Since a SRT cycle must be ended before t_{STH} and started after t_{STS} , a split transfer is not allowed during $t_{STH} + t_{STS}$ (see Fig. 11)

A Split Read Transfer does not change the direction of the SAM I/O port.




Figure 7. Split Read Transfer Normal Usage

DEVICE OPERATIONS (Continued)




Figure 8. Split Read Transfer Normal Usage




Figure 9. Split Read Transfer Abnormal Usage (Case 1)

DEVICE OPERATIONS (Continued)




Figure 10. Split Read Transfer Abnormal Usage (Case 2)





Figure 11. Split Transfer Cycle Limitation Period


TIMING DIAGRAMS

READ CYCLE



Don't care

FAST PAGE MODE READ CYCLE (Extended Data Out)



Don't care

TUTH TABLE FOR WRITE CYCLE ⁽¹⁾

FUNCTION	$\overline{\text{RAS}}$			$\overline{\text{CAS}}$	$\overline{\text{CAS}}$ or $\overline{\text{WBX/WEX}}$
	*1 $\overline{\text{WBX/WEX}}$	*2 DSF	*3 Wi/DQi ⁽⁴⁾ (New Mask)	*4 DSF	*5 Wi/DQi
Normal Write	1	0	X	0	Write Data
Masked Write	0	0	Write Mask	0	Masked Write Data
Block Write (No I/O Mask) ⁽⁴⁾	1	0	X	1	Column Mask
Masked Block Write ⁽⁴⁾	0	0	Write Mask	1	Column Mask
Load Mask Data Register ⁽²⁾	1	1	X	0	Write Mask Data
Load Color Register	1	1	X	1	Color Data

Note :

- 1) Reference truth table to determine the input signal states of *1, *2, *3, *4, and *5 for the write cycle timing diagram, on the following page.
- 2) Old Mask data load
- 3) Function table for Old Mask and New Mask


IF		*1		*3	Note
		$\overline{\text{WBL/WEL}}$	$\overline{\text{WBU/WEU}}$	Wi/DQi	
LMR Cycle Executed	YES	0	0	X	Write using mask register data (Old Mask Data)
		0	1	X	
		1	0	X	
	NO	1	1	X	Non Masked Write
		0	0	Write Mask	Write using New Mask Data Wi/DQi=0 Write Disable Wi/DQi=1 Write Enable
		0	1		
		1	0		
		1	1	X	Non Masked Write

X : Don't care

4) Function Table for Block Write Column Mask

Column Address			*5		IF	
A2	A1	A0	Lower Byte	Upper Byte	Wi/DQi=0	Wi/DQi=1
0	0	0	W0/DQ0	W8/DQ8	No Change the Internal Data	Color Register Data is Written to the Corresponding Column Address Location
0	0	1	W1/DQ1	W9/DQ9		
0	1	0	W2/DQ2	W10/DQ10		
0	1	1	W3/DQ3	W11/DQ11		
1	0	0	W4/DQ4	W12/DQ12		
1	0	1	W5/DQ5	W13/DQ13		
1	1	0	W6/DQ6	W14/DQ14		
1	1	1	W7/DQ7	W15/DQ15		


EARLY WRITE CYCLE



Note : In Block Write cycle, only Column Address A3 ~ A8 are used.

Don't care


LATE WRITE CYCLE



Note : In Block Write cycle, only Column Address A3 ~ A8 are used.

Don't care

READ-WRITE/READ-MODIFY-WRITE CYCLE



Note : In Block Write cycle, only Column Address A3 ~ A8 are used.


Don't care

[illegible]☐ Don't care

[illegible]☐ Don't care

[illegible]☐ Don't care

RAS-ONLY REFRESH CYCLE




Don't care

[illegible]

SAMSUNG
ELECTRONICS


CAS-BEFORE-RAS REFRESH CYCLE



CAS-before-RAS Refresh Cycle Function Table


FUNCTION	CODE	LOGIC STATES		
		A	B	C
CAS-before-RAS Refresh Cycle (Reset All Options)	CBRR	X	0	X
CAS-before-RAS Refresh Cycle (Stop Register Set)	CBRS	0	1	Stop Address
CAS-before-RAS Refresh Cycle (No Reset)	CBRN	1	1	X

Don't care


CAS-BEFORE-RAS SELF REFRESH CYCLE

* CBR Self Refresh Cycle is Applicable With CBRR, CBRS, or CBRN Cycle


□ Don't care

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE

READ TRANSFER CYCLE


Note : $\overline{SE} = V_{IL}$
 Don't care

REAL TIME READ TRANSFER CYCLE



Don't care


SPLIT READ TRANSFER CYCLE




Note : $\overline{SE} = V_{IL}$

Don't care

SERIAL READ CYCLE ($\overline{SE}=V_{IL}$)



SERIAL READ CYCLE ($\overline{\text{SE}}$ Controlled Outputs)



PACKAGE DIMENSIONS

64 Pin Plastic Small Out Line Package (Units : Millimeters)

